Skip to main content

Cortex-M3 exceptions with ARM code

A test application using FreeRTOS and an arm cross compiler was landing in the default exception handler during the start up code in main(). Because several of the exception handlers are still using the default exception handler the debugger indicates WWDG_IRQHandler.

Some googling turned up this post but while mapping the FreeRTOS handlers with #defines did correct something I had missed it wasn't the cause of the exceptions.

Single stepping through the code narrowed the issue down to a call to malloc(), in at a label called _malloc_from_thumb(). The particular instruction was "bx pc". When the 'bx pc' was executed the processor jumped directly to the watchdog isr handler. Next I ran 'objdump -d -S -l' on the elf file and started looking at the code and assembly. main() looks like:




_malloc_from_thumb(): looks like:



You can see that this function has a couple of 16 bit thumb instructions and then a 32 bit arm instruction. Its purpose, at least it appears relatively clear from the code and the function name, is to go from thumb to arm mode so malloc() (a function with arm instructions) can be called.

The STM32 is a Cortex-M3 processor. It lacks a floating point unit and only supports thumb mode so trying to run arm instructions isn't going to work at all.  To ensure that the proper type of code is generated when compiling both software emulation of floating point operations and thumb mode must be enabled. The gcc options are:

-mcpu=cortex-m3 -mthumb -mno-thumb-interwork -mfpu=vfp -msoft-float


Why would malloc, implemented in newlib on this toolchain, be in arm mode when all of the other code was built in thumb mode per the gcc flags? Maybe the toolchain was selecting the arm version of newlib instead of the thumb version?

A search in the cross compiler directory turned this up:

$ find -name libc.*
./arm-unknown-eabi/arm-unknown-eabi/sysroot/lib/libc.a
./arm-unknown-eabi/arm-unknown-eabi/sysroot/lib/thumb/libc.a
./arm-unknown-eabi/arm-unknown-eabi/sysroot/lib/fpu/libc.a

Due to the multi-lib toolchain build there are a few different versions of the standard c library. We probably want to use the thumb/libc.a for the Cortex-M3, given its lack of arm support. I'm using Eclipse here. It has saved me a bunch of time that I would have spent manually adding or excluding files from a makefile or a CMake file, those are easy steps in Eclipse. Eclipse uses gcc for all steps of the build. Apparently this is recommended behavior, I've read on a few sites that one should use gcc both to build objects and to perform the final link, maybe to simplify the process as it pre-selects the correct paths and libraries? If you look in the Eclipse project build settings under Cross G++ Linker->Miscellaneous you'll see that the linker has a "Linker flags" field.

Adding the above gcc flags, including -mthumb, to the Linker flags field solved the problem. Apparently gcc was defaulting to a libc.a that had arm code in it. After rebuilding, the dissassembly of malloc() looks like thumb code, 2 bytes per instruction:


In addition there is no malloc_from_thumb() in the output binary as there isn't a transition between thumb and arm mode anymore.

The system still goes into the default exception during start up but it isn't due to trying to run arm code on a cortex-m3 anymore.

Comments

Popular posts from this blog

Debugging an imprecise bus access fault on a Cortex-M3

This information may apply to other cortex series processors but is written from practical experience with the Cortex-M3. Imprecise bus access faults are ambiguous, as noted by the term "imprecise". Compared to precise bus errors, imprecise errors are much trickier to debug and especially so without a deep understanding of arm processors and assembly language. Imprecise and precise flags are found in the BusFault status register, a byte in the CFSR (Configurable Fault Status Register). BusFault status register bits The definition for imprecise and precise bits is: [2] IMPRECISERR Imprecise data bus error: 0 = no imprecise data bus error 1 = a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error. When the processor sets this bit to 1, it does not write a fault address to the BFAR. This is an asynchronous fault. Therefore, if it is detected when the priority of the current pr...

UTM (qemu on OSX) only boots into uefi shell after installing Ubuntu 22.10 (solved!)

I've been meaning to try out running Linux and Windows virtual machines on my x86 MacBook Pro using qemu . I've been using Parallels for several years. Parallels is a nice application and works well but I'm always getting bugged to purchase upgrades. Parallels provides free updates on minor version upgrades only, say 13.0 to 13.1. With so many prompts to purchase upgrades it feels like Parallels could release a bit more minor versions and a bit fewer major versions. Rather than just purchase an upgrade to Parallels I figured I'd try out qemu via the UTM application . UTM wraps qemu with a helpful gui and comes as a packages Mac application. And UTM supports both x86 and M1 systems (as qemu also supports these systems). Creating an Ubuntu VM with UTM didn't go as smoothly as with VirtualBox or Parallels but it was the settings I chose that messed me up. Here are two things I ran into when installing Ubuntu on UTM. #1. Configure the qemu instance to use a 'Display...

Travelling on Spirit airlines out of Boston Logan airport? Here are some tips.

I attended CES 2017 in Las Vegas. Booking the trip late I ended up on Spirit airlines. It was both non-stop, making it six hours to Las Vegas from Boston, and affordable, less than $300 for a one way trip compared to around $700 with JetBlue. Here are some tips that might help you when travelling on Spirit from Boston Logan airport. Eat Spirit is located in the B-terminal, gates B-37 and 38, with its own TSA security checkpoint. While it does have restrooms and places to sit the food selection is limited to a single food stand. I'd recommend eating at the Legal C Bar (number 77 in the image below) prior to going through the terminal security checkpoint. The food and service there were great. Drink The water and other drinks are cheaper if you buy them at the food cart rather than on the flight. Seats The seats on Spirit don't recline. They do this to reduce weight, seat cost, seat maintenance costs, and so seats don't impact the free space of other passengers,...