Skip to main content

Cortex-M3 exceptions with ARM code

A test application using FreeRTOS and an arm cross compiler was landing in the default exception handler during the start up code in main(). Because several of the exception handlers are still using the default exception handler the debugger indicates WWDG_IRQHandler.

Some googling turned up this post but while mapping the FreeRTOS handlers with #defines did correct something I had missed it wasn't the cause of the exceptions.

Single stepping through the code narrowed the issue down to a call to malloc(), in at a label called _malloc_from_thumb(). The particular instruction was "bx pc". When the 'bx pc' was executed the processor jumped directly to the watchdog isr handler. Next I ran 'objdump -d -S -l' on the elf file and started looking at the code and assembly. main() looks like:




_malloc_from_thumb(): looks like:



You can see that this function has a couple of 16 bit thumb instructions and then a 32 bit arm instruction. Its purpose, at least it appears relatively clear from the code and the function name, is to go from thumb to arm mode so malloc() (a function with arm instructions) can be called.

The STM32 is a Cortex-M3 processor. It lacks a floating point unit and only supports thumb mode so trying to run arm instructions isn't going to work at all.  To ensure that the proper type of code is generated when compiling both software emulation of floating point operations and thumb mode must be enabled. The gcc options are:

-mcpu=cortex-m3 -mthumb -mno-thumb-interwork -mfpu=vfp -msoft-float


Why would malloc, implemented in newlib on this toolchain, be in arm mode when all of the other code was built in thumb mode per the gcc flags? Maybe the toolchain was selecting the arm version of newlib instead of the thumb version?

A search in the cross compiler directory turned this up:

$ find -name libc.*
./arm-unknown-eabi/arm-unknown-eabi/sysroot/lib/libc.a
./arm-unknown-eabi/arm-unknown-eabi/sysroot/lib/thumb/libc.a
./arm-unknown-eabi/arm-unknown-eabi/sysroot/lib/fpu/libc.a

Due to the multi-lib toolchain build there are a few different versions of the standard c library. We probably want to use the thumb/libc.a for the Cortex-M3, given its lack of arm support. I'm using Eclipse here. It has saved me a bunch of time that I would have spent manually adding or excluding files from a makefile or a CMake file, those are easy steps in Eclipse. Eclipse uses gcc for all steps of the build. Apparently this is recommended behavior, I've read on a few sites that one should use gcc both to build objects and to perform the final link, maybe to simplify the process as it pre-selects the correct paths and libraries? If you look in the Eclipse project build settings under Cross G++ Linker->Miscellaneous you'll see that the linker has a "Linker flags" field.

Adding the above gcc flags, including -mthumb, to the Linker flags field solved the problem. Apparently gcc was defaulting to a libc.a that had arm code in it. After rebuilding, the dissassembly of malloc() looks like thumb code, 2 bytes per instruction:


In addition there is no malloc_from_thumb() in the output binary as there isn't a transition between thumb and arm mode anymore.

The system still goes into the default exception during start up but it isn't due to trying to run arm code on a cortex-m3 anymore.

Comments

Popular posts from this blog

Debugging an imprecise bus access fault on a Cortex-M3

This information may apply to other cortex series processors but is written from practical experience with the Cortex-M3. Imprecise bus access faults are ambiguous, as noted by the term "imprecise". Compared to precise bus errors, imprecise errors are much trickier to debug and especially so without a deep understanding of arm processors and assembly language. Imprecise and precise flags are found in the BusFault status register, a byte in the CFSR (Configurable Fault Status Register). BusFault status register bits The definition for imprecise and precise bits is: [2] IMPRECISERR Imprecise data bus error: 0 = no imprecise data bus error 1 = a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error. When the processor sets this bit to 1, it does not write a fault address to the BFAR. This is an asynchronous fault. Therefore, if it is detected when the priority of the current pr

Graco Swing By Me - Battery to AC wall adapter modification

If you have one of these Graco battery powered swings you are probably familiar with the cost of C batteries! The swing takes four of them and they only last a handful of days. I'm not sure if the newer models support being plugged into the wall but ours didn't. If you are a little familiar with electronics and soldering, here is a rough guide on how you can modify yours to plug in! I wasn't sure how exactly to disassemble the swing side where the batteries were. I was able to open up the clamshell a bit but throughout this mod I was unable to determine how to fully separate the pieces. I suspect that there is some kind of a slip plate on the moving arm portion. The two parts of the plastic are assembled and the moving arm portion with the slip plate is slid onto the shaft. Because of the tension in that slip plate it doesn't want to back away, and because of the mechanicals that portion of the assembly doesn't appear accessible in order to free it. I was

Memory efficient queuing of variable length elements

In embedded environments memory can be a critical driver of the design of data structures and containers. Computing resources have been expanding steadily each year but there are still a wide range of systems with far less than a megabyte of memory. On systems with tens of kilobytes of memory, structures are often designed to be compact to maximize data density. Rather than splurging on memory aligned elements that would be faster for the processor to access, a developer will typically use types with minimal sizes based on the known range of values that the element is intending to hold. Fixed sized buffers At my day job a fixed size pool of messages was implemented to hold message data. While this achieved one design goal of using statically allocated buffers, avoiding dynamic allocations that might fail at runtime, it isn't efficient if there is a wide range of message sizes. It isn't efficient because each message uses a message buffer. With small message sizes the buff